Abstract-In VLSI chip design flow, Static Timing Analysis (STA) is used for fast and accurate analysis of data-path delay. This process is fast because delay is picked from Look Up Tables  (LUT) rather than conventional SPICE simulations. But accuracy of this method depends upon the underlying delay model with which LUT was characterized. Non Linear Delay Model (NLDM) based LUTs are quite common in industries [1] . These LUT requires huge amount to time during characterization because of huge number of SPICE simulations done at arbitrary points. To improve this people proposed various other delay models like alpha-power[2] and piecewise[3] linear delay models. Bulusu et. al. [4] proposed Linear Delay Model(LDM) which reduces LUT generation time to 50 percent. LDM divides delay curve w.r.t input rise time(trin) into two different region one is linear and other is non-linear. This boundary point between linear and nonlinear region was called break point (t rb ). Linear region will be done if we simulate at only two points. This advantage will be possible by having knowledge of this break point at various PVT corners. In this paper, We will analyze this break point and will give a formula to find out this at various PVT corners. Knowledge about (t rb ) will restrict LUT simulations only in non-linear region and will help us in saving huge amount of time during LUT characterization.
I. INTRODUCTION
In Static Timing Analysis, hold and setup time violations have to be validated. For a combinational circuit, setup time of the flip-flop puts the constraint on upper limit of the delay while hold time puts a constraint on lower limit. This makes accurate estimation of data-path delay necessary.
There are various ways to estimate this data-path delay but LUT based delay estimation is fastest one. An LUT holds delay values of a circuit at various corners of input rise time(T R ) 1 and output load (C L ). For different type of standard gate like NAND, NOR, NOT a different LUTs are characterized and this process is replicated at various Process, Supply Voltage and Temperature (PVT) corners. .
These T R and C L points are chosen arbitrarily or at uniform intervals. Each point requires an SPICE simulation. If multiplied for all values of T R and C L , it takes a huge amount of time. Bulusu et al. [4] used the fact that delay varies linearly up to some extent with T R and C L and could reduce the number of required simulations greatly. They exploited this linear variation by choosing simulation points of T R and C L only in non-linear region. Thereby getting away with only two simulations point in linear region.
In this paper, We will summarize the linear delay model in Section II. In Section III, We will calculate t rb for various C L , Supply Voltage (V DD ), Temperature and in Section IV will verify these calculations using HSPICE simulation. Finally in section V, We will give a model for t rb that will enable us to extract out linear region at various Voltage and Temperature corners. This in turn will reduce number of required simulations at any PVT corner.
II. SUMMARY OF LINEAR DELAY MODEL[4]
For the NOT gate shown in the figure 1 delay (between 50% input to 50% output) can be written as 
Here we assume that when input reaches V DD , V out drops a little and keeps NMOS in saturation. NMOS is also in saturation for time T R to T R + ∆t 1 . NMOS falls into linear region from T R + ∆t 1 to T R + ∆t 1 + ∆t 2 . V out (T R ) can be calculated by charge discharged during time 0 to T R .
∆Q(T
where
C L + C P (9) ∆t 1 can be calculated by same method, but in this current will remain constant as V GS is constant and is equal to V DD .
Since I is constant, integration simplifies as
Similarly we can calculate ∆t 2 , when NMOS is in linear region
Using Equation 1 , 13, 14 we can write Delay as
(18) Our initial assumption was of NMOS being in saturation till time T R . For this assumption to be valid, V out (T R ) should be greater than V DD − V th i.e.
III. t rb CALCULATIONS FOR VARIOUS VOLTAGES AND TECHNOLOGY CORNERS

A. Variation with C L
In this section we will mathematically analyze the behavior of t rb with C L .
t rb is directly proportional to C L , so we can write t rb as
and
Now to model the exact behavior of t rb , we need to know the behavior of constants M 1 and M 2 with supply voltage V DD and with chip temperature.
B. Variation with Supply Voltage
On Simplifying Equation 25 and 26, we get
That can be further approximated. Since (
1 , M 1 can be written as
On further simplification
So M 1 is inversely proportional to V 2 DD . Similarly M 2 can be characterized, as
C. Variation of M 1 and M 2 with chip temperature
In the formula of M 1 in equation 25, parameters which are varying with temperature are mobility (µ n ) and threshold voltage (V th ).
For Silicon, mobility of electrons µ n varies with tempereture as follows [5] .
Where
Combining equation [29, 31, 32], we see intuitively that while mobility increase M 1 and M 2 by a factor of T 2 .4, V th reduces it to some extent. So we can roughly write it as
IV. OBSERVATIONS THROUGH HPSICE SIMULATIONS
We simulated CMOS NOT gate of figure 1 using HSPICE at 45nm technology node. We collected values of delay (from 50% input to 50% output) by varying input rise time (T R ) from 1ps to 500ps at various load capacitances. Figure 2 shows delay of NOT gate with respect to T R for various values of C L . When we plotted simulation results of t rb vs V DD shown in figure 4 , we observed that it is varying in the predicated way. By fitting power function we observed that it varies as V −2.2 DD , which is approximately equal to -2.
In Equation 34, we proved that both M 1 and M 2 are proportional to T A. Adjusting W L variations from equation 25, 26 it is clear that slope of t rb curve varies inversely with temperature while its intercept is constant. To model this, we will calculate two reference values of t rb at CL1 and CL2 and then we will model these for different widths.
So t rb at any width can be written as
B. Adjusting T variations
From equation 34, it is clear that both slope and intercept varies in accordance with square of temperature. So t rb can be generalize as follow.
From equation 29, it is clear that both slope and intercept varies in accordance with inverse square of supply voltage. So t rb can be generalize as follow.
D. Adjusting Technology node variations
From equation 29, it is clear that both slope and intercept varies linearly with technology node. So t rb can be generalize as follow.
VI. LUT CHARACTERIZATION USING BREAK POINT
FORMULA
In previous sections we captured how t rb behaves with output load C L , supply voltage V DD and on chip temperature variations. This formula tells that if we have t rb value at one corner, we can calculate it's value at other node very easily. This approach will help us in determining linear region of delay curve at any C L , V DD and temperature value. For LUT characterization, we will store the value of t rb for two different corners and will calculate subsequent t rb using t rb model developed in previous sections. To get a feel of this, we can consider characterization of a look up table for NOT gate between T R range 1ps to 100ps and C L range 1ff to 10ff.
If we use traditional LUT characterization methods, we will divide this range into equal intervals. We will divide T R range into 20 points each of 5ps interval and C L range into 10 point each of 1ff interval, it will require 20x10 i.e . 200 SPICE simulations. With this new approach, we will calculate t rb values from our model at various C L , which turns out as in figure 6. Figure 6 tells that we need only 2 simulations for C L having values 2ff to 10ff as whole region is linear, where as we will need 2+8 =10 simulations for C L of value 1ff as 60% of region is linear. This in turn requires a total of only 28 (10+2x9=28) simulations. Thus we could save around 86% of simulations.
VII. CONCLUSION SPICE simulation at any particular corner has many advantage. Apart from giving delay it also gives power. In linear region we can do our LUT characterization without the need of simulations. But we will not have any idea about power consumption. So if power consumed is not our concern, demarcation of delay curve into two different region viz linear and non-linear helps us in fastening the process of LUT characterization. In future we can investigate similar kind of linear behavior in power consumption also which will obviate the need of SPICE simulation in linear region completely.
